Clock-sampled VCD regression comparison with reset alignment and four-state signals
moon run cmd/main -- baseline.vcd candidate.vcd tb.clk tb.rst_n tb.qmoon run cmd/main -- demo/baseline.vcd demo/equivalent.vcd tb_hex_counter_top.clk tb_hex_counter_top.rst_n tb_hex_counter_top.count
moon run cmd/main -- demo/baseline.vcd demo/faulty.vcd tb_hex_counter_top.clk tb_hex_counter_top.rst_n tb_hex_counter_top.countmoon build
python -m pip install vcdvcd==2.6.0
python demo/verify-oracle.py _build/js/debug/build/cmd/main/main.jsmoon run cmd/main -- --json demo/baseline.vcd demo/faulty.vcd tb_hex_counter_top.clk tb_hex_counter_top.rst_n tb_hex_counter_top.countfn capture(text : String, clock_name : String, reset_name : String, names : Array[String]) -> Trace raise TraceErrorInstall
Download zipClock-sampled VCD regression comparison with reset alignment and four-state signals